REMARKS

Claims 1-23 are pending in the present application. Claims 1, 2, 3, 9 and 14-17 are amended above. No new matter is added by the claim amendments. Entry is respectfully requested.

The Applicant notes that the Office Action Summary does not indicate whether the drawings filed in the application are acceptable. Confirmation of their acceptability is respectfully requested.

The Applicant notes, with appreciation, that the Office Action indicates at page 3, paragraph 5, that claims 21-23 are allowed and that claims 6-8, 10 and 13-20 would be allowable if rewritten in independent form. Claim 9 is amended above to incorporate the limitations of former claim 13. Entry and allowance of amended claim 9 and claims 10-12 and 14-20 dependent thereon are respectfully requested. With regard to the allowability of claims 6-8, 10 and 14-20, the Applicant wishes to defer submission of these claims, pending consideration of the present amendment.

• Claims 1-5, 9, 11 and 12 stand rejected under 35 U.S.C. 102(e) as being anticipated by Fiscus (U.S. Patent No. 6,492,852). Reconsideration of the rejection and allowance of the claims are respectfully requested.

In the present invention as claimed in independent claim 1, a "delay locked loop" includes "first and second delay units...the first and second delay units being serially connected with each other". The first and second delay units are illustrated, for example, at FIGs. 4 and 5 as units 420, 430 and 520, 530 respectively. In this example, the units are independent, in the sense that they are separate blocks that can delay their respective input signals by different amounts (see specification, page 13, lines 22-27).

Attorney Docket No.:SAM-0466 Application Serial No.: 10/645,018 Reply to Office Action of: December 1, 2004

Fiscus discloses a delayed locked loop circuit for conserving power on a semiconductor chip. The Fiscus delay locked loop includes a single delay chain 105 (see Fiscus, FIGs. 5 - 8). Thus, Fiscus fails to teach or suggest a delay locked loop that includes "first and second delay

units...the first and second delay units being serially connected with each other" as claimed in independent claim 1. Further, Fiscus fails to teach or suggest the first delay unit generating "an

intermediate clock signal in response to the comparison result", and the second delay unit then

further delaying the input "intermediate clock signal", as claimed in amended claim 1.

Accordingly, reconsideration of the rejection of claim 1 under 35 U.S.C. 102(e) as being

anticipated by Fiscus is respectfully requested.

It is therefore submitted that independent claim 1 is in condition for allowance, and such

allowance is respectfully requested. With regard to the various dependent claims 2-8, it follows

that these claims should inherit the allowability of the independent claim from which they

depend.

Closing Remarks

It is submitted that all claims are in condition for allowance, and such allowance is respectfully requested. If prosecution of the application can be expedited by a telephone conference, the Examiner is invited to call the undersigned at the number given below.

Respectfully submitted,

Anthony P. Onello, Jr.

Registration Number 38,572 Attorney for Applicant

Mills & Onello, LLP

Eleven Beacon Street, Suite 605

Boston, MA 02108

Telephone: (617) 994-4900, Ext. 4902

Facsimile: (617) 742-7774

J:\SAM\0466\AAF\amendmentb.wpd

- 10 -